

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

ſ	(51) International Patent Classification 4:		(11) International Publication Number:	WO 88/ 10025
	H03F 1/02, 3/217	A1	(43) International Publication Date: 15 December 1988 (15.12.88	
١				

(21) International Application Number: PCT/US88/01463

(22) International Filing Date: 6 May 1988 (06.05.88)

(31) Priority Application Number:

059,709

(32) Priority Date:

8 June 1987 (08.06.87)

(33) Priority Country:

US

(71) Applicant: HUGHES AIRCRAFT COMPANY [US/ US]; 7200 Hughes Terrace, Los Angeles, CA 90045-0066 (US).

(72) Inventors: HUDSPETH, Thomas; 6856 Wildlife Road, Malibu, CA 90265 (US). KAPLAN, David, S.; 19939 Linda Drive, Torrance, CA 90503 (US). ROSEN, Harold, A.; 14629 Hilltree Road, Santa Monica, CA 90402 (US).

(74) Agents: MITCHELL, Steven, M. et al.; Hughes Aircraft Company, Post Office Box 45066, Bldg. C1, M.S. A126, Los Angeles, CA 90045-0066 (US).

(81) Designated States: DE (European patent), FR (European patent), GB (European patent), IT (European patent), JP.


Published

With international search report.

(54) Title: ENVELOPE AMPLIFIER

(57) Abstract

A high efficiency envelope amplifier (20) is disclosed. The invention includes a power supply (24), a comparator (60), and several switches (26-38). The power supply (24) is capable of providing multiple outputs. The comparator (60) measures the amplitude of an input signal against one of several threshold levels. When the input signal is within a predetermined range, a selected power supply output is switched onto the output path. Since the present invention incrementally switches small amounts of power, switching losses are substantially mitigated.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AU BB BE BG BJ BR CF	Austria Australia Barbados Belgium Bulgaria Benin Brazil Central African Republic Congo Switzerland Cameroon Germany, Federal Republic of Denmark Finland	FR GA GB HU IT JP KP KR LI LL LU MC	France Gabon United Kingdom Hungary Italy Japan Democratic People's Republic of Korea Republic of Korea Liechtenstein Sti Lanka Luxembourg Monaco Madagascar	ML MR MW NL NO RO SD SE SN SU TD TG US	Mall Mauritania Malawi Notherlands Norway Romania Sudan Sweden Senegal Soviet Union Chad Togo United States of America
--	---	--	--	--	--

5

10

15

1

ENVELOPE AMPLIFIER

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to amplifiers. More specifically, the present invention relates to high frequency RF amplifiers employing an envelope elimination and restoration technique (EER).

While the present invention is described herein with reference to a illustrative embodiment for a particular application, it is understood that the invention is not limited thereto. Those of ordinary skill in the art and access to the teachings provided herein will recognize additional modifications, applications and embodiments within the scope thereof.

2. Description of the Related Art

(RF) amplifiers certain techniques have been developed.

Envelope elimination and restoration (EER) is one such technique. As described in "Single Sideband Transmission by Envelope Elimination and Restoration" by L. R. Kahn in the July 1952 Proceedings of the I.R.E., pp. 803-806 and in "Comparison of Linear Single-Sideband Transmitters with Envelope Elimination and Restoration Single-Sideband Transmitters" by L. R. Kahn, in the December 1956 Proceedings of the I.R.E., pp. 1706-1712, this scheme provides a method for amplifying a variable amplitude signal by separately amplifying its phase and envelope

signal is amplitude limited input The components. so that a signal containing only phase modulation is amplified by the high efficiency RF amplifier. This permits the operation of a high efficiency RF amplifier, a Class C amplifier, at constant drive power. 5 The envelope of the input signal is processed in a separate path to provide a modulated power supply for As the output of the RF amplifier RF amplifier. varies in response to its supply, the envelope of the signal is restored as part of the properly amplified 10 output signal.

In a typical system, the modulator includes an envelope detector and an envelope amplifier. modulator is of sufficiently high efficiency, the overall efficiency of the EER system may exceed that of the linear Class A or Class B amplifier that would otherwise be required to deal with the variable amplitude signal. The efficiency of the envelope amplifier is therefore a driver with respect to the efficiency of the overall system. Thus, variable duty cycle high switching speed amplifiers. converters have been used as envelope However, the switching speed of variable duty cycle high switching speed converters must be sufficiently higher than the signal bandwidth to permit removal of switching frequency components by a suitable filter. wide bandwidth signals, the switching frequency may be so high that the attendant switching losses significantly This is a significant degrade the amplifier efficiency. limitation on the use of variable duty cycle switching converters as envelope amplifiers.

There is therefore a need in the art for an envelope amplifier for use with an EER system which offers high frequency operation with significantly reduced switching losses.

3.0

15

20

15

20

25

SUMMARY OF THE INVENTION

The problems of conventional envelope elimination and restoration systems are addressed by the envelope amplifier of the present invention which includes a power supply, a comparator and a number of switches. selectable is capable of providing supply The comparator measures the amplitude of voltages. input signal against one of several threshold levels. When the input signal is in a predetermined range, a selected power supply output is switched onto the output 10 path. Since the present invention incrementally switches losses switching power, amounts of substantially mitigated.

BRIEF DESCRIPTION OF THE DRAWINGS

l is a block diagram of a high frequency amplification system utilizing envelope elimination and restoration.

Fig. 2 is a block diagram of the envelope amplifier of the present invention.

Fig. 3 is a block diagram showing a typical regulator suitable for use in the envelope amplifier of the present invention.

Fig. 4 is a simplified diagramatic representation of envelope the DC to DC converter utilized in the amplifier of the present invention.

Fig. 5 is schematic diagram illustrating a typical power switch suitable for use in connection with the envelope amplifier of the present invention.

Fig. 6 is a schematic diagram of the comparator used 30 in the envelope amplifier of the present invention.

10

4

Fig. 7(a) shows a typical input signal of the form S(t).

Fig. 7(b) shows the form of the signal output from the detector utilized in an illustrative envelope elimination and restoration system in response to the input of the signal S(t) of Fig. 7(a).

Fig. 7(c) shows the form of the signal output from an envelope amplifier of an envelope elimination and restoration system in response to the input of the signal of the form shown in Fig. 7(b).

Fig. 7(d) shows the output of the limiter of an envelope elimination and restoration system in response to the input of the signal of the form shown in Fig.7(a).

Fig. 7(e) shows the output of an RF amplifier of an envelope elimination and restoration system in response to the input of the signal of the form shown in Fig. 7(a) when powered by a signal of the form shown in Fig. 7(c).

20

15

25

30

5

10

15

20

25

30

35

DESCRIPTION OF THE INVENTION

The present invention provides an envelope amplifier which extends the signal bandwidth over which a linear amplifier employing envelope elimination and restoration can be made to operate efficiently. The invention exhibits lower switching losses than a conventional amplifier using a variable duty cycle converter for envelope amplification.

A typical EER system is shown in Fig. 1. envelope is removed from the input signal S(t) limiter 12. The limiter 12 supplies an amplitude limited phase and/or frequency modulated signal as an input to an The envelope is restored by the RF amplifier 14. combination of a conventional power detector 16 and an The envelope amplifier 20 amplifier 20. envelope amplifies the envelope of the input signal, as detected by the power detector 16, and uses it to modulate the power supply of the RF amplifier 14. By amplifying and envelope components of the input signal separately, a high efficiency RF amplifier operating with If the envelope constant drive power is achieved. amplifier is of sufficiently high efficiency, the overall efficiency of the system may exceed that of a linear Class A or Class B amplifier which would otherwise be required to deal with the variable amplitude signal.

As shown in Fig. 2, the present invention provides a high efficiency envelope amplifier 20 which includes a regulator 22, a DC to DC converter 24, a plurality of switches 26 - 38 (even numbers only), a plurality of diodes 40 - 54 (even numbers only), and a comparator 60. The components of the amplifier 20 are designed and selected for optimum efficiency.

The regulator 22 receives DC input from a battery or an array of solar cells (not shown) and provides a regulated voltage for the DC to DC converter 24. An illustrative implementation of the regulator 22 is shown

in Fig. 3. For optimal efficiency, the series pass stage 1 62 is supplied with a floating voltage pedestal 64 4 volts) by the DC to DC converter 24. A linear comparator 66 monitors the output of the series stage 62 through a voltage divider provided by resistors 5 The linear comparator 66 compares the sensed output level to a reference level and controls the series stage 62 through a buffer stage 68 and a driver stage 70. The output is filtered by a set of capacitors The 'on' command is supplied through a first buffer 10 74 while the 'off' command is supplied through a second Undervoltage protection is provided by an buffer 76. undervoltage turnoff circuit 78. Those of ordinary skill in the art will recognize additional techniques for providing a regulated supply to the DC to DC converter 24 15 within the scope of the invention.

A simplified diagramatic representation of the DC to DC converter 24 is shown in Fig. 4. A power supply integrated circuit (PSIC) 80 provides clock drive to a pair of complementary drive stages 82 and 84. stages 82 and 84 drive switching transistors 86 and 88 respectively which in turn drive the primary of A plurality of rectified filtered transformer 90. outputs are provided by pairs of taps from the secondary of the transformer 90, e.g. Tll and Tl3, diodes 98, and one or more elements of the RC network of capacitors Cl In operation, a through C9 and resistors R1 through R8. starter circuit 92 receives input from the regulator 22 the operation of the power initiates integrated circuit 80 and the drive stages 82 and 84. Power is subsequently supplied to the PSIC 80 and the drive stages 82 and 84 by a rectified DC output (e.g. 13

30

20

10

15

20

25

30

35

۲

l volts) of the transformer 90. The DC to DC converter 24 thus provides multiple output voltage levels to the switches 26 through 38.

The switches 26 - 38 allow the comparator 60 to select appropriate output levels of the DC to DC converter for switching onto the output bus 56 in response to variations in the detected envelope input voltage. An illustrative implementation of a typical power switch 26 is shown in Fig. 5. For efficiency, the switch is floated about the supply voltage VCC1 by taps T9/T15 and T11/T13 at 51 and 53 respectively. These taps are adjacent to the tap T10/T14 which provides the supply voltage VCC1 at 55 for the switch 26.

Input from the comparator 60 turns on transistor Q1 which pulls down the voltage at point A turning on transistor Q3. Q3 then activates transistors Q5 and Q6. When Q6 is on, the input voltage from the tap T10 at 55 is passed to the output bus 56. When the input from the comparator 60 is removed, Q1 and Q3 go off, Q2 and Q4 go on, Q6 goes off, and the switch input 55 is isolated from the output bus 56 via a diode e.g. 42.

Fig. 6 shows an illustrative implementation of the The detected envelope is received at the comparator 60. input terminal 99 from the detector 16. A voltage drop is developed across a resistor R13 which supplies the input to a plurality of operational amplifiers 100 - 112. The operational amplifiers act as comparators. reference inputs are provided by a voltage divider network of resistors R14 - R21, which are connected Thus, between a reference voltage (+) and ground. example, op amp 100 compares the envelope input at its. (+) terminal with the reference voltage at the junction of the resistors R14 and R15. With the exception of the first op amp 100, each op amp provides complementary outputs O and O' to two of the AND gates 116 - 128. This allows each op amp to turn off the output gate of the

preceding op amp whenever it is activated. For example, since op amp 100 has a single output, AND gate 116 will be on whenever the first op amp 100 is on and the second When the envelope input voltage amp 102 is off. op increases above the threshold of the second op amp 102, the second op amp 102 is activated, its O output goes high and its O' output goes low. This turns off AND gate 116 and turns on AND gate 118. Thus, the AND gates 116 selectively activate switches 26 - 38 respectively, depending on the amplitude of the input signal. 10

In operation, and in reference to Fig. I, input signal S(t) of the form shown in Fig. 7(a) received by the detector at point 'a', the detector outputs at signal at point 'b' of the form shown in Fig. 7(b). The envelope amplifier 20 of the present invention outputs an amplified quantized replica of the envelope at point 'c' of the form shown in Fig. This signal provides the current capability, hence the power capability, to power the RF amplifier 14 to efficiently replicate the envelope of the input signal. 20 The signal input to the RF amplifier 14 at point 'd' is the phase and frequency information of the input signal S(t). The envelope has been removed from this signal by the limiter 12 so that the signal has the form shown in The RF amplifier 14 provides the system Fig. 7(d). 25 output at point 'e' of the form shown in Fig. 7(e). Switching losses are mitigated in the present invention by the switching of relatively small amounts of power.

While the high efficiency envelope amplifier of the present invention has been described with reference to an illustrative embodiment for a particular application, is understood that the invention is not limited thereto.

30

Those of ordinary skill in the art and access to the 1 provided above will recognize additional teachings modifications, applications, and embodiments within the scope thereof. For example, the invention is not limited to a particular implementation of the power supply, the 5 power switches, or the comparator. While the present invention provides an power efficient envelope amplifier of particular utility in high efficiency amplifiers using the EER technique, the invention is not limited thereto. The invention may be used in any system where it is 10 desired to provide a quantized replica of an input signal.

It is therefore intended by the appended Claims to cover any and all such modifications, applications and embodiments. Thus,

20

15

25

30

CLAIMS

WHAT IS CLAIMED IS:

- 1 l. An envelope amplifier having an output bus and comprising:
 - power supply means for providing plural output levels;
- 5 comparator means for comparing the amplitude of an input signal to one of several threshold levels; and
 - switch means operated by said comparator means to select output levels from said power supply for
 - connection to the output bus of said envelope amplifier,
- 1 2. The envelope amplifier of Claim 1 wherein said power supply means includes a DC to DC converter.
- 3. The envelope amplifier of Claim 2 wherein said power supply means includes voltage regulator means for supplying power to said DC to DC converter.
- 1 4. The envelope amplifier of Claim 1 including diode logic between the switch means and the output path.
- 5. A high frequency amplifier for an input signal having variable amplitude including:
 - limiter means for removing the amplitude variations from said input signal;
- 5 detector means for detecting the amplitude variations of said input signal;


15


5


envelope amplification means for amplifying said detected amplitude variations, said envelope amplification means including power supply means for providing plural output levels; comparator means for comparing the amplitude of an input signal to one of several threshold levels; and switch means operated by said comparator means to select output levels from said power supply for connection to the output bus of said envelope amplifier; and

means for combining the output of said limiter means with the output of said envelope amplification means.

- 6. The high frequency amplifier of Claim 5 wherein said power supply means includes a DC to DC converter.
- 7. The high frequency amplifier of Claim 5 wherein said means for combining the output of said limiter means with the output of said envelope amplification means is an amplifier.
- 1 8. A method for provided a quantized replica of an amplitude varying input signal including the steps of:
 - a) providing a multiplicity of power outputs;
 - b) comparing the instantaneous amplitude of the input signal to plural predetermined thresholds and
 - c) selectively switching said power outputs onto an output bus in response to the comparison of the input signal to said predetermined thresholds.











FIG. 5






FIG. 6

FIG. 7(a)




FIG. 7(d)




FIG. 7(b)



FIG. 7(c)




FIG. 7(e)

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 88/01463

I. CLASSI	FICATION OF SUBJECT MATTER (if several classification sympols apply, indicate all) 4	
Acsording (e International Patent Classification (IPC) or to both National Classification and IPC	
IPC ⁴ :	H 03 F 1/02; H 03 F 3/217	
II. FIELDS	SEARCHED Minimum Documentation Searched 7	
	Classification Symbols	
Classificatio	System	
IPC4	H 03 F	
	Documentation Searched other than Minimum Documentation to the Extent that such Documents are included in the Fields Searched a	
III. DOCU	MENTS CONSIDERED TO BE RELEVANT	Relevant to Claim No. 13
Category •	Citation of Document, 11 with Indication, where appropriate, of the relevant passages 12	
х	Patent Abstracts of Japan, volume 6, no. 60 (E-102)(938), 17 April 1982, & JP, A, 572107 (PIONEER K.K.)	1,4,8
Y	7 January 1982	5,7
Y	EP, A, 0083727 (HARRIS CORP.) 20 July 1983 see figures 7-9; abstract; page 33,	5,7
A	line 17 - page 35, line 3 Patent Abstracts of Japan, volume 6, no. 99 (E-111)(977), 8 June 1982, & JP, A, 5732104 (HITACHI SEISAKUSHO K.K.) 20 February 1982	2,3,6
A	EP, A, 0151345 (CONTROL CONCEPTS CORP.) 14 August 1985 see figure; page 1, lines 5-10	1,7,8
"A" doi "E" ea doi "I" doi "I" doi "I" doi "I" doi "I" L'I "O" doi lat IV. CER' Date of th	al categories of cited documents: 16 from the defining the general state of the art which is not insidered to be of particular relevance and the published on or after the international register of the stabilish the publication date of another store or other special reason (as specified) cument referring to an oral disclosure, use, exhibition or the stabilished prior to the international filing date but are than the priority date claimed TIFICATION Date of Mailing of this International Search Date of Mailing of this International Search Allowed: 1988	e or theory underlying the ce; the claimed invention cannot be considered to ce; the claimed invention an inventive step when the or more other such docupobious to a person skilled patent family
	nal Searching Authority Signstant of Authority Officer	
- memano	EUROPEAN PATENT OFFICE	VAN DER PUTTEN

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON INTERNATIONAL PATENT APPLICATION NO.

US 8801463 22357 SA

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 09/09/88. The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
EP-A- 0083727	20-07-83	CA-A- US-A-	1196396 4580111	05-11-85 01-04-86
EP-A- 0151345	14-08-85	JP-A- US-A-	60204265 4628438	15-10 - 85 09-1 <i>2</i> -86

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.